In a positive edge triggered Jk flip-flop, a low J and a low K produces :
Show answerHide answer
Correct answer: (A) No change
Explanation
In a JK flip-flop, J = 0 and K = 0 is the hold condition, so the output does not change at the clock edge.
Correct answer: (A) No change
Explanation
In a JK flip-flop, J = 0 and K = 0 is the hold condition, so the output does not change at the clock edge.
This is question 82 of DSSSB TGT Computer Science Practice Set 4. See all questions of this paper with answers, or attempt the paper as a timed online test to get your score and all-India rank.