UTpaper

Free mock tests & test series

Question 5Asked in UGC NET Computer Science, June 2016 (Paper II & III, Selected Questions)

In a positive-edge-triggered JK flip-flop, if J and K both are high then the output will be __________ on the rising edge of the clock.

  1. ANo change
  2. BSet
  3. CReset
  4. DToggle
Show answerHide answer

Correct answer: (D) Toggle

Explanation

Racing is problem of toggling more than once when the inputs are J = 1 and K = 1. The proper combination of propagation delay and edge triggering prevents the racing problem.

From UGC NET Computer Science PYQ, June 2016 (Paper II & III, Selected Questions)

This is question 5 of UGC NET Computer Science PYQ, June 2016 (Paper II & III, Selected Questions). See all questions of this paper with answers, or attempt the paper as a timed online test to get your score and all-India rank.