A 4-bit ripple counter uses flip-flops with 10 ns propagation delay each. The maximum clock frequency is about:
Show answerHide answer
Correct answer: (A) 25 MHz
Explanation
Total delay 4 × 10 = 40 ns → 1/40 ns = 25 MHz.
Correct answer: (A) 25 MHz
Explanation
Total delay 4 × 10 = 40 ns → 1/40 ns = 25 MHz.
This is question 114 of DSSSB TGT Computer Science Full Mock Test 4. See all questions of this paper with answers, or attempt the paper as a timed online test to get your score and all-India rank.